数字逻辑3-3n.ppt

上传人(卖家):saw518 文档编号:5714352 上传时间:2023-05-05 格式:PPT 页数:21 大小:1.76MB
下载 相关 举报
数字逻辑3-3n.ppt_第1页
第1页 / 共21页
数字逻辑3-3n.ppt_第2页
第2页 / 共21页
数字逻辑3-3n.ppt_第3页
第3页 / 共21页
数字逻辑3-3n.ppt_第4页
第4页 / 共21页
数字逻辑3-3n.ppt_第5页
第5页 / 共21页
点击查看更多>>
资源描述

1、u Structure:complement switchsu steady state:voltage and current u Dynamic state:Speed and costChapter 3 Digital circuitCg:gate capacitorCd and Cs:junction capacitorsDynamic model of CMOSAny device has input and output capacitors!Dynamic model of CMOSDynamic behaviorWhen state changed,capacitors mus

2、t be charged or uncharged through a resistor!Analyze without resistive load High state:VH=5V Low state:VL=0VFrom H to L:From L to H:nsCRnf10nsCRpr20Dynamic behaviorFrom H to L:fall time ftLHLOUTeVVVV/nsVVtLLff5.85.15.3lnFrom L to H:rise time rtHLHOUTeVVVV/nsVVtHHrr9.165.35.1lnHigh state:VH=?Low stat

3、e:VL=?From H to L:From L to H:?f?rAnalyze with resistive load DC Driven ability 1/Ron Limitation for output current and resistive load.Time constant Ron Time delay and frequency limit.The importance for RonIf Ron in all the transistors are same?Ron will be different for devises and states.The optimi

4、ze design way Make Ron in any devices the same value by adjust transistor width.Ron 1/W;C W;A W.When Routput in any devices should be same:u DC driven ability for any devices are same;u Rise time and fall time of one devices are same;u Delay time of a device will be only rely on its capacitors.The o

5、ptimize design way Fan-in:The input numbers of a single device If we use smaller device for design,we can get better result!ntdFor VLSI design of CMOS devices:1nnAUse parallel design to limit the fan-in 08ttd07142ttd06222ttd72A4620642A4267AThe fan-in should be less than 6!Use parallel design for pos

6、itive output0422 ttd0514 ttd22220A1863 AOutput driven and load on lineWhen output is connected with more than one input,the time delay will be longer!422 FXt4 FXtTime delay on the connected line25.725.34YXt12345FXtTime delay on the connected line25.925.36YXt25.825.35FXtDynamic power consumptionfVCCP

7、PPCCLPDLD2Power consumption is mainly happened when the state is changed!Diode logicOther digital circuit Simple,fast,but the driving ability is weak!Transistor-Transistor Logic:TTL circuitDiode logic-Inverter-Output driverOther digital circuit Emitter-Coupled Logic:ECL circuitfastest,power consumption is the largest!Other digital circuit

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 办公、行业 > 各类PPT课件(模板)
版权提示 | 免责声明

1,本文(数字逻辑3-3n.ppt)为本站会员(saw518)主动上传,163文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
2,用户下载本文档,所消耗的文币(积分)将全额增加到上传者的账号。
3, 若此文所含内容侵犯了您的版权或隐私,请立即通知163文库(发送邮件至3464097650@qq.com或直接QQ联系客服),我们立即给予删除!


侵权处理QQ:3464097650--上传资料QQ:3464097650

【声明】本站为“文档C2C交易模式”,即用户上传的文档直接卖给(下载)用户,本站只是网络空间服务平台,本站所有原创文档下载所得归上传人所有,如您发现上传作品侵犯了您的版权,请立刻联系我们并提供证据,我们将在3个工作日内予以改正。


163文库-Www.163Wenku.Com |网站地图|