芯片制造流程课件.ppt

上传人(卖家):晟晟文业 文档编号:4758694 上传时间:2023-01-07 格式:PPT 页数:17 大小:2.29MB
下载 相关 举报
芯片制造流程课件.ppt_第1页
第1页 / 共17页
芯片制造流程课件.ppt_第2页
第2页 / 共17页
芯片制造流程课件.ppt_第3页
第3页 / 共17页
芯片制造流程课件.ppt_第4页
第4页 / 共17页
芯片制造流程课件.ppt_第5页
第5页 / 共17页
点击查看更多>>
资源描述

1、Chip Manufacturing Overview 芯片制作概述晶柱晶柱Silicon Ingot晶圆晶圆Wafer光罩制作光罩制作/光刻光刻离子植入离子植入切割、封装切割、封装电镀电镀(Die,晶粒)(Chip,晶芯)蚀刻蚀刻Mask Making/PhotolithographyIon ImplantationAssembly&TestingElectroplatingEtching沉积沉积Deposition To make wafers,polycrystalline silicon is melted.The melted silicon is used to grow sili

2、con crystals(or ingots)that are sliced into wafers.首先融化多晶硅,生成晶柱,然后切割成晶圆。Raw Material for Wafers 晶圆制作所需原料To remove the tiniest scratches and impurities,one side of each wafer is polished to a mirror-like surface.Chips are built on this surface.切下的晶圆要经过清洁、磨光等步骤以去除杂质,使平面光滑。Raw Material for Wafers(Contd

3、)晶圆制作所需原料(接上页)A layer of silicon dioxide(SiO2)glass is grown on the wafer by exposing the wafer to oxygen at very high temperatures.A process called chemical vapor deposition(CVD)is then used to coat silicon dioxide onto the wafer surface.Because it will not conduct electricity,this layer is called“

4、dielectric”.Later,channels will be etched or otherwise formed in the dielectric for conducting materials.SiO2 may also be grown or deposited during later steps in the process as layers of the circuit are built onto the chips:制作晶片的第一步是在晶圆上沉积一层不导电的二氧化硅。在晶片的后续制作过程中,二氧化硅层的成长、沉积会进行很多次。在高温下使晶圆曝氧可以使二氧化硅层成长

5、。然后使用化学气相沉积方法使二氧化硅层沉积在晶圆表面。Chip Manufacturing Process Deposition 芯片制作过程 沉积 SMICWhat is microlithography?Microlithography:transfer the pattern of circuitry from a mask to a wafer.Photolithography,or lithography for short,is used to create multiple layers of circuit patterns on a chip.First,the wafer

6、is coated with a light-sensitive chemical called photoresist.Then light is shone through a patterned plate called a mask or reticle to expose the resistmuch the same way film is exposed to light to form a photographic image.下面使用光刻制程在芯片建立多层电路图案。首先,晶圆表面上覆盖上一层感光性强的化学制品光刻胶。象光透过电影底片形成图象一样,光透过光掩膜在晶圆上形成图案。

7、Chip Manufacturing Process Photolithography 芯片制作过程 光刻SMICThe wafers exposure to light in lithography causes portions of the resist to“harden”(or become resistant to certain chemicals).The“non-hardened”resist is washed away.Then the material below it,for example SiO2,is etched away.Finally,the“harden

8、ed”resist is stripped off so that the material underneath forms a three-dimensional pattern on the wafer.The first lithography and etch process will result in a pattern of SiO2.光刻制程后,感光部分的光刻胶具有强的抗腐蚀性,抗腐蚀性弱的光刻胶在接下来的制程里被洗去。接着光刻胶下面的部分被蚀刻制程除去。最后,抗腐蚀性强的光刻胶也被剥离。光刻与蚀刻制程在晶圆表面形成3D的图案。Chip Manufacturing Proce

9、ss Etching 芯片制作过程 蚀刻SMICThrough several lithography and etch steps,subsequent layers of various patterned materials are built up on the wafer to form multiple layers of circuit patterns on a single chip.经过几次光刻与蚀刻步骤,在晶圆表面叠加成多层不同图案Chip Manufacturing Process Forming Multiple Layers芯片制作过程 生成多层SMICTo con

10、trol the flow of electricity through a chip,certainareas of the wafer are exposed to chemicals that changeits ability to conduct electricity.Atoms from the chemicals,called doping materials,can be“diffused,”or forced,into areas of the silicon wafer through chemical exposure and heating.为了能在晶片上控制电流,加

11、热晶圆,使晶圆部分区域接触添加剂。添加剂里的原子能够替换晶圆里的部分硅原子来改变其导电性。Chip Manufacturing Process Ion Implantation 芯片制作过程 离子植入SMIC The portions of a chip that conduct electricity form the chips interconnections.A conducting metal(usually a form of aluminum)is deposited on the entire wafer surface.Unwanted metal removed durin

12、g lithography and etching leaves microscopically thin lines of metal interconnects.All the millions of individual conductive pathways must be connected in order for the chip to function.This includes vertical interconnections between the layers as well as horizontal Interconnections across each laye

13、r of the chip.进行电连接。导电金属(通常是铝)在晶圆表面沉积。使用光刻和蚀刻制程去除没有用的金属。现在复杂的晶片都需要很多层绝缘体。一个正常运作的晶片需要连接数以百万计的传导线路,包括层上水平连接和各层之间的垂直连接。Chip Manufacturing Process Electroplating 芯片制作过程 电路连接SMICSMIC 0.13u Cu BEOL Flow1ML DD FLOWPOST-SLR CLEANTaN/Ta&Cu SEEDCU PLATINGM2 CU CMPMTOX PHOTOMT DRY ETCHMT CLEANSTOP LAYER REMOVE

14、VIA DRY ETCHVIA CLEANBARC COATINGPLUG ETCH BACKCVD SIN DEPFSG DEPSION DEPVIA PHOTOSMIC is currently running 1P6M,1P8M processEach chip on a completed wafer is tested for electrical performance.Any chips that fail are marked so they can be discarded when sawed into individual dies.The chips are put i

15、nto individual packages which will protect the chips and provide connections from the chips to the products for which they are designed.For example,chips destined for computers are placed In packaging that can be plugged into computer circuit boards.Once packaged,chips are tested again to make sure

16、they function properly before being shipped to distributors or placed in electronic products.晶圆上的每一个晶粒都需要进行测试。有缺陷的晶粒被标记起来,在进行晶圆切割时这些晶粒被剔除。每个晶粒都按要实现功能的不同进行单独封装。比如要应用在电脑上的晶粒被封装后能够插入电脑集成电路板。封装好后,在进行最终使用前,晶粒将进行再一次测试以确保功能正常。Chip Manufacturing Process Assembly&Testing 芯片制作过程 切割、封装SMICPackage Types and App

17、lications(1)Conventional Leadframe Type(PDIP,SOP,TSOP,QFP)Advanced Substrate Type(BGA)Molding compoundLeadframeGold wireDieEpoxy(Silver paste)Die attach padMolding compoundEpoxy(Silver paste)DieGold wireSolder ballBT resinThrough holeDieGold wireLOC tape Leadframe with Down-set LOC(Lead-on-chip)晶柱晶柱Silicon Ingot晶圆晶圆Wafer离子植入切割、封装电镀(Die,晶粒)(Chip,晶芯)蚀刻沉积Ion ImplantationAssembly&TestingElectroplatingEtchingDeposition SMIC Business应用领域Applications 应用领域应用领域光罩制作/光刻Mask Making/Photolithography中芯业务中芯业务Chip Manufacturing Process Summary 芯片制作过程总结Thanks 谢谢谢谢Q&A 请您提问请您提问

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 办公、行业 > 各类PPT课件(模板)
版权提示 | 免责声明

1,本文(芯片制造流程课件.ppt)为本站会员(晟晟文业)主动上传,163文库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
2,用户下载本文档,所消耗的文币(积分)将全额增加到上传者的账号。
3, 若此文所含内容侵犯了您的版权或隐私,请立即通知163文库(发送邮件至3464097650@qq.com或直接QQ联系客服),我们立即给予删除!


侵权处理QQ:3464097650--上传资料QQ:3464097650

【声明】本站为“文档C2C交易模式”,即用户上传的文档直接卖给(下载)用户,本站只是网络空间服务平台,本站所有原创文档下载所得归上传人所有,如您发现上传作品侵犯了您的版权,请立刻联系我们并提供证据,我们将在3个工作日内予以改正。


163文库-Www.163Wenku.Com |网站地图|